

WHAT IS CLAIMED IS:

1 1. A system for allowing shared access by at least two
2 processors including an embedded controller and a host processor
3 to at least two modules comprising:

4 at least two modules; and

5 a transaction control;

6 wherein the embedded controller is capable of
7 providing an indication of which of the at least two modules to
8 access to said transaction control; and

9 the host processor is capable of providing an
10 indication of which of the at least two modules to access to
said transaction control.

11 2. The system of claim 1, further comprising:

12 at least one access block bit controlled by one of the
13 at least two processors for blocking access by another of the at
14 least two processors to at least one of the at least two
15 modules.

1 3. The system of claim 2, wherein said at least one
2 access block bit is capable of enabling at least one of the at
3 least two modules.

1 4. The system of claim 1, further comprising:

2 a bus extension, wherein at least one of the at least
3 two modules is accessible via said bus extension; and

4 wherein said transaction control is capable of
5 providing to said bus extension an indication of said at least
6 one of the modules, accessible via said bus extension, for
7 access by the host processor;

8 said transaction control is capable of providing to
9 said bus extension an indication of said at least one of the
10 modules, accessible via said bus extension, for access by the
11 embedded controller;

12 and said bus extension is capable of providing an
13 indication of said at least one of the modules for access by one
14 of the processors.

15 5. The system of claim 1, wherein said transaction
16 control is capable of providing an indication of at least one of
17 the at least two modules for access by one of the processors.

18 6. The system of claim 1, wherein at least one of the at
19 least two modules is part of an input/output chip.

1 7. A system for allowing shared access by at least two
2 processors including an embedded controller and a host processor
3 to at least one module, comprising:

4 a main power supply;

5 an alternative power supply;

6 at least one module, wherein at least part of the at
7 least one module is powered by said alternative power supply;

8 one internal bus connected to both said at least part
9 of the at least one module which is powered by said alternative
10 power supply and to at least part of at least one module which
11 is powered by said main power supply; and

12 at least one processor interface powered by said
13 alternative power supply;

14 wherein at least one of the at least two processors is
15 capable of accessing through said one bus said at least part of
16 the at least one module which is powered by said alternative
17 power supply, even when said main power supply is off.

1 8. The system of claim 7, further comprising:

2 a domain separator for isolating said at least part of at
3 least one module which is powered by the main power supply from
4 the at least part of the at least one module powered by the
5 alternative power supply, when the main power supply is off.

1 9. The system of claim 7, further comprising:
2 a main power on detect circuit capable of detecting if the
3 main power supply is within specified active range.

1 10. The system of claim 7, further comprising:
2 an alternative power up reset;
3 a main power up reset; and
4 a generator generating a reset select signal;
5 wherein said reset select signal is capable of
6 selecting between an alternative power up reset and a main power
7 up reset for resetting at least one bit powered by the
8 alternative power supply within the at least one module at least
9 partially powered by the alternative power supply.

1 11. The system of claim 10, wherein said at least one bit
2 powered by the alternative power supply is a content lock bit.

1 12. The system of claim 11, wherein said content lock bit
2 at least locks itself, further comprising:

3 at least one unlock bit for resetting said at least one
4 content lock bit.

1 13. The system of claim 12, wherein said at least one
2 unlock bit is controlled by said at least one processor whose
3 interface is powered by the alternative power supply.

1 14. The system of claim 10, wherein said generator for
2 generating said reset select signal is at least one reset
3 select bit.

1 15. The system of claim 14, wherein said at least one
2 reset select bit is controlled by the at least one processor
3 whose interface is powered by said alternative power supply.

1 16. The system of claim 7, wherein the at least one module
2 is part of an input/output chip.

1 17. The system of claim 7, further comprising an extension
2 bus powered by the alternative power supply;

3 wherein the at least one module is accessed via said
4 extension bus.

1 18. A system for allowing shared access by at least two
2 processors including an embedded controller and a host processor
3 to at least one module, comprising:

4 at least one module;

5 at least one access block bit controlled by one of the at
6 least two processors for blocking access by another of the at
7 least two processors to the at least one module;

8 at least one access block violation flag bit capable of
9 providing an indication to said one of the at least two
10 processors if said another processor attempts access to the at
11 least one module whose access has been blocked; and

12 circuitry for providing to said another of the at least
13 two processors an indication that said at least one access
14 block bit is set to block access.

15 19. The system of claim 18, wherein said circuitry is
16 capable of providing said indication to said another of the at
17 least two processors if said another processor attempts access
18 to the at least one module whose access has been blocked.

19 20. The system of claim 19, wherein said indication to
20 said another of the at least two processors is an error
21 indication.

1 21. The system of claim 19, wherein said indication to
2 said another of the at least two processors is a not ready
3 indication.

1 22. The system of claim 18, further comprising at least
2 one activation bit for the at least one module, wherein said
3 indication is provided to said another of the at least two
4 processors when said another processor reads said at least one
5 activation bit.

1 23. The system of claim 22, further comprising at least
2 one activation status configuration bit controlled by said one
3 of the at least two processors, wherein said activation status
4 configuration bit is capable of controlling whether said
5 indication is provided when said another processor reads said at
6 least one activation bit.

1 24. The system of claim 18, wherein said at least one
2 access block bit is capable of enabling the at least one module.

1 25. The system of claim 18, further comprising a bus
2 extension, wherein said at least one module is accessible via
3 said bus extension.

1 26. The system of claim 18, wherein said at least one
2 module is part of an input/output chip.

1 27. A system for allowing shared access to at least one
2 module by at least two processors including an embedded
3 controller and a host processor, comprising:

4 at least one module; and

5 at least one access block bit controlled by one of the
6 at least two processors, wherein said at least one access block
7 bit is capable of blocking access to the at least one module by
8 another of the at least two processors and is capable of
9 enabling the at least one module.

1 28. The system of claim 27, wherein said at least one
2 access block bit is also capable of enabling an output of the at
3 least one module.

1 29. The system of claim 27, further comprising:

2 at least one disable bit controlled by said one of the
3 at least two processors, wherein said at least one disable bit
4 is capable of disabling the at least one module even if said at
5 least one access block bit is set to enable said at least one
6 module.

1 30. The system of claim 27, further comprising:

2 at least one tri-state bit controlled by said one of
3 the at least two processors, wherein said at least one tri-state
4 bit is capable of disabling said output of the at least one
5 module even if said at least one access block bit is set to
6 enable said output of the at least one module.

1 31. The system of claim 27, wherein the at least one
2 module is part of an input/output chip.

1 32. A system for allowing concurrent access to at least
2 one module by at least two processors including an embedded
3 controller and a host processor, comprising:

4 at least one module; and

5 access control circuitry included in the at least one
6 module wherein said access control circuitry is capable of
7 regulating access within the at least one module by the at least
8 two processors, thereby allowing concurrent access.

1 33. The system of claim 32, wherein the at least one
2 module further includes:

3 a separate index register within the at least one
4 module, corresponding to each of the at least two processors.

1 34. The system of claim 33 wherein said access control
2 circuitry only allows access to said separate index register by
3 said corresponding processor.

1 35. The system of claim 33, wherein the at least one
2 module further includes at least one internal register; and
3 said access control circuitry only allows access by
4 each of said at least two processors to an internal register
5 which corresponds to an index value stored in said separate
6 index register.

1 36. The system of claim 32, wherein the at least one
2 module further includes:
3 a separate bank select register within the at least
4 one module, corresponding to each of the at least two
5 processors.

1 37. The system of claim 36, wherein said access control
2 circuitry only allows access to said separate bank select
3 register by said corresponding processor.

1 38. The system of claim 36, wherein the at least one
2 module further includes at least one internal bank of registers;
3 and

4 said access control circuitry only allows access by
5 each of said at least two processors to an internal bank of
6 registers indicated by the contents of said separate bank select
7 register.

1 39. The system of claim 32, wherein the at least one
2 module further includes at least one sub-element and ownership
3 of said at least one sub-element is assigned to at least one of
4 the at least two processors, and wherein said access control
5 circuitry allows write access to said at least one sub-element
6 only by said at least one of the at least two processors to
7 which ownership is assigned.

1 40. A method for allowing concurrent access to at least
2 one module by at least two processors including an embedded
3 controller and a host processor; comprising the steps of:
4 receiving a transaction originating from one of the at
5 least two processors;
6 receiving an indication of which of the at least two
7 processors originated said transaction; and
8 processing said transaction within the at least one
9 module based on said indication.

10 41. The method of claim 40, wherein said processing
11 includes the step of:
12 directing at least part of said transaction to a sub-
13 element of the at least one module, wherein said sub-element is
14 owned by said processor which originated said transaction.

15 42. The method of claim 41, wherein said at least part of
16 said transaction includes data.

17 43. The method of claim 40, wherein said processing
18 includes the step of:
19 storing a data part of said transaction in at least
20 one memory particular to said processor which originated said
21 part of said transaction.

1 44. The method of claim 43, wherein said stored data part
2 of said transaction indicates an index value of a register
3 within the at least one module.

1 45. The method of claim 43, wherein said stored data part
2 of said transaction indicates a bank of a register within the at
3 least one module.

1 46. The method of claim 40, wherein said receiving of a
2 transaction is at least partly via an internal bus whose clock
3 differs based on which of the at least two processors originated
4 said transaction.

1 47. A method for allowing shared access to at least one
2 module by at least two processors including an embedded
3 controller and a host processor, comprising the steps of:

4 blocking the access of at least one processor to the
5 at least one module;

6 indicating to said at least one blocked processor that
7 the at least one module is blocked; and

8 indicating to a processor which has blocked access to
9 the at least one module if said at least one blocked processor
10 has attempted access.

1 48. The method of claim 47, further comprising the step
2 of:

3 said at least one blocked processor attempting to
4 access the at least one module, prior to the step of indicating
5 to said at least one blocked processor.

1 49. A method for allowing shared access to at least one
2 module by at least two processors including an embedded
3 controller and a host processor comprising the steps of:

4 blocking access by at least one processor to said at
least one module; and

5 enabling said at least one module, as a result of the
6 blocking step.
7

1 50. A method for allowing shared access to at least two
2 modules by at least two processors including an embedded
3 controller and a host processor, comprising the steps of:

4 receiving an indication from each of the at least two
5 processors of a module from among the at least two modules to
6 access;

7 arbitrating between the at least two processors in
8 favor of one of the at least two processors; and

9 accessing said module indicated by said one of the at
10 least two processors.

11 51. The method of claim 50, further comprising the step
12 of:

13 blocking access by another of the at least two
14 processors to said module indicated by said one of the at least
15 two processors.

1 52. The method of claim 50, wherein said indication from
2 each of the at least two processors is for a different module to
3 access

1 53. A method for allowing an embedded controller to access
2 at least two modules affiliated with a device, comprising the
3 steps of:

4 indicating the device;

5 indicating an access direction (read/write);

6 indicating one of the at least two modules for
7 accessing;

8 indicating a location for accessing, within said
9 indicated one of the at least two modules; and

10 transferring data between said indicated location and
the embedded controller.

11 54. The method of claim 53, wherein said indicated one of
12 the at least two modules is accessible via a bus extension.

13 55. The method of claim 54, wherein said step of
14 indicating one of the at least two modules for accessing
15 includes the step of:

16 indicating one of at least one chip select
17 corresponding to said bus extension for accessing.

18 56. The method of claim 53, wherein said indicated one of
19 the at least two modules is part of an input/output chip.

1 57. The method of claim 56, wherein said step of
2 indicating one of the at least two modules for accessing
3 includes the step of:

4 indicating a logical device number.

1 58. The method of claim 53, wherein said step of
2 indicating a location for accessing includes the step of
3 providing an indication of a location for accessing via an
4 internal bus to said indicated one of said at least two modules,
5 the method further comprising the step of:

6 waiting for the freeing up of said internal bus before
7 transferring said indication of a location for accessing onto
8 said internal bus.

9 59. The method of claim 58, wherein said internal bus is
10 occupied by a transaction originating from another processor
11 prior to said freeing up.

1 60. The method of claim 53, further comprising the step
2 of:

3 the controller waiting for receipt of data from said
4 indicated location prior to initiating a subsequent access.

1 61. A method for preventing access by any of at least two
2 processors including an embedded controller and a host processor
3 to at least part of at least one module powered by a main power
4 supply, when the main power supply is off, comprising the steps
5 of:

6 determining that the main power supply is off;
7 indicating that the main power supply is off; and
8 preventing access to the at least part powered by the
9 main power supply.

1 62. The method of claim 61, wherein said indicating is
2 provided to at least one of the at least two processors whose
3 interface is powered by a power source other than the main power
4 supply.

1 63. The method of claim 62, wherein said indicating is
2 provided to said at least one processor whose interface is
3 powered by a power source other than the main power supply if
4 said one processor attempts access to the at least part powered
5 by the main power supply.

1 64. A system for increasing throughput to at least one
2 module whose access is shared by at least two processors
3 including an embedded controller and a host processor,
4 comprising:

5 at least one module;

6 said at least one module using a clock when
7 processing a transaction which differs based on which of the at
8 least two processors originated said transaction.

1 65. The system of claim 64, further comprising a bus
2 extension, wherein said at least one module is accessed via said
3 bus extension.

1 66. The system of claim 64, wherein said at least one
2 module is part of an input/output chip.

1 67. The system of claim 64, further comprising an internal
2 bus for transferring a transaction originated by one of the at
3 least two processors to said at least one module, wherein said
4 internal bus has a clock which differs based on which of the at
5 least two processors originated said transaction.

1 68. A method for increasing throughput to at least one
2 module whose access is shared by at least two processors
3 including an embedded controller and a host processor,
4 comprising the steps of:
5 receiving a transaction from one of the at least two
6 processors; and
7 processing said transaction by the at least one
8 module using a different clock depending on which of the at
9 least two processors originated said transaction.